

CLAIMS

Having thus described our invention, what we claim as new, and desire to secure by Letters Patent is:

1 1. A method for determining the difference
2 between the local and program clock frequencies, then
3 adjusting the frequency at which the local clock
4 oscillates so that said difference approaches zero.

1 2. A method according to Claim 1 for adjusting
2 a local clock of a digital data decoder, wherein the
3 clock oscillates at a local clock frequency, the
4 method further comprising the steps of:

5 maintaining a local clock value based on the
6 oscillations of the local clock;

7 receiving clock time stamps at the decoder
8 which specify the program clock value and frequency;

9 maintaining a program clock value based on
10 the clock signals received at the decoder;

11 determining if there is any difference
12 between the local clock and the program clock
13 frequencies;

14 determining if there is an absolute
15 difference between the local clock value and the
16 program clock value;

17 if there is either a difference between the
18 local clock and the program clock frequencies or an
19 absolute difference between the local clock value and

1 the program clock value, then adjusting the frequency
2 at which the local clock oscillates so that said
3 difference approaches zero.

1 3. A method according to Claim 2, wherein the
2 decoder includes hardware for adjusting the local
3 clock frequency and a processor having a software
4 program for adjusting the local clock frequency, and
5 wherein the step of adjusting the frequency of the
6 local clock includes the steps of:
7 using the hardware to adjust the local clock
8 frequency until a threshold condition occurs; and
9 after the threshold condition occurs, using
10 the processor to adjust the local clock frequency.

1 4. A method according to Claim 3, wherein the
2 threshold condition is a function of the difference
3 between the local clock value and the program clock
4 value.

1 5. A method according to Claim 3, wherein the
2 step of using the processor to adjust the local clock
3 frequency includes the steps of:
4 monitoring for the occurrence of the
5 threshold condition; and
6 transmitting a signal to the processor when
7 the threshold condition occurs.

1 6. A system for adjusting a local clock on a
2 digital data decoder, wherein the clock oscillates at
3 a local clock frequency, the system comprising:

4 means for maintaining a local clock value
5 based on the oscillations of the local clock;

6 means for receiving clock signals
7 transmitted to the decoder at a program clock
8 frequency;

9
10 means for maintaining a program clock value
11 based on the clock signals transmitted to the decoder;

12 means for determining if there is any
13 difference between the local clock and the program
14 clock frequencies;

15 means for determining if there is an
16 absolute difference between the local clock value and
17 the program clock value; and

18 means for adjusting the frequency at which
19 the local clock oscillates, when there is a difference
20 between the local clock and the program clock
21 frequencies or an absolute difference between the
22 local clock value and the program clock value, so that
23 said difference approaches zero.

1 7. A system according to Claim 6, wherein the
2 means for adjusting the frequency at which the local
3 clock oscillates includes:

4 hardware for adjusting the local clock
5 frequency until a threshold condition occurs; and

EN998-042

1 a processor having a software program for
2 adjusting the local clock frequency after the
3 threshold condition occurs.

1 8. A system according to Claim 6, wherein the
2 threshold condition is a function of the difference
3 between the local clock value and the program clock
4 value.

1 9. A system according to Claim 7, wherein the
2 processor is not used to adjust the local clock
3 frequency until the threshold condition occurs.

1 10. A system according to Claim 7, said hardware
2 includes:

3 means for monitoring for the occurrence of
4 the threshold condition; and

5 means for transmitting a signal to the
6 processor when the threshold condition occurs.

1 11. A method for adjusting a local clock on a
2 digital data decoder, wherein the clock oscillates at
3 a local clock frequency, the method comprising the
4 steps of:

5 maintaining a local clock value based on the
6 oscillations of the local clock;

7 receiving clock signals at the decoder at a
8 program clock frequency;

1 maintaining a program clock value based on
2 the clock signals received at the decoder;
3 using the previous clock values to calculate
4 the exact difference in frequency; and
5 adjusting the frequency at which the local
6 clock oscillates so that said difference approaches
7 zero.

1 12. A method according to Claim 11, wherein the
2 using step includes the step of using both the
3 difference in the clock frequency and the difference
4 between the local clock value and the program clock
5 value to calculate the exact difference in frequency.